Abstract-A new 111-V semiconductor device fabrication process for GaAs-based field effect transistors (FET) is presented which uses a single lithographic process and metal deposition step to form both the ohmic draidsource contacts and the Schottky gate contact concurrently. This single layer integrated metal FET (SLIMFET) process simplifies the fabrication process by eliminating an additional lithographic step for gate definition, a separate gate metallization step, and thermal annealing for ohmic contact formation. The SLIMFET process requires a FET structure which incorporates a compositionally graded In, Gal -,As cap layer to form low resistance, nonalloyed ohmic contacts using standard Schottky metals. The SLIMFET process also uses a Si:rN1 mask to provide selective removal of the main obstacle in using a single metal deposition to provide both ohmic and Schottky contacts is the selective removal of the overlying InGaAs cap layers from the gate region prior to metallization. Although an extra lithographic step can be used to selectively remove this InGaAs layer from the gate region before defining the ohmic draidsource and Schottky gate metal patterns, this defeats the advantage of reducing the number of lithographic process steps needed. The SLIMFET process eliminates the need for a two step lithographic process by incorporating Si3N4 as a secondary mask to allow for selective removal of the InGaAs ohmic contact layers from InGaAs ohmic layers from the gate region prior to metallization without requiring an additional lithographic step. GaAs MESFET devices were fabricated using this new SLIMFET GaAs MESFET's fabricated bv conventional methods.
and high electron mobility transistors (HEMT) use separate lithographic and metal deposition steps to form the draidsource ohmic contacts and the gate Schottky contact. New developments in material growth technology have shown that compositionally graded n.+In,Gal-,As layers can be grown on top of GaAs MESFET and HEMT structures to allow nonalloyed ohmic contact formation with a lower contact resistance than can be achieved with n+GaAs cap layers alone [1]-[4] . Also, the lower bandgap energy, higher Si doping levels, and negligible Schottky barrier heights achievable with these InGaAs cap layers allow the use of refractory metals to form nonalloyed ohmic contacts [ 11-[4] . From these results, it is possible to extend the conventional refractory metallization schemes that are normally used only for Schottky gate formation to provide both the ohmic contact to the growth variations, as it minimizes process dependent variables such as gate alignment, ohmic contact formation, and gate recessing. Thus, electrical test measurements and device performance become insensitive to minor process variations. The use of nonalloyed ohmic contacts eliminates alloy dependent problems and contact variability normally associated with alloying, and provides for consistent contacts across the wafer surface and from wafer to wafer. Using a selective etch for the gate recess minimizes process variability, as the etchant selectively removes the ohmic contact layers and stops on the MESFET channel or HEMT barrier layer. Thus, selective etching results in a more consistent and uniform gate recess depth across the wafer and from wafer to wafer [5] . Another advantage of the SLIMFET process is the formation of the draidsource ohmic contact regions at the same time as the gate region, which eliminates the critical gate alignment step for optically defined gates ( > O S pm) and minimizes run to run variability. Schematic diagram of GaAs MESFET device structure with InGaAs ohmic contact layers used to develop the SLIMFET with compositionally graded In,Gal-,As (from GaAs to lno.5Gao.sAs) and Ino.5Gao.5As ohmic contact layers (Fig. 1) .
THE SLIMFET PROCESS
The first two process steps in device fabrication are mask alignment key definition and FET device isolation. Device isolation can either be accomplished by etching mesas or performing ion implantation with oxygen. For demonstration purposes only, etched mesas are used here in describing the SLIMFET process. Since these two steps are identical to those used in standard FET processing, they are not described in detail. A schematic diagram showing the basic processing steps of the SLIMFET process is shown in Fig. 2 . After alignment key definition and device isolation has been performed, Si3N4 is deposited over the wafer surface [ Fig. 2(a) ]. A photolithographic step is used to define and open a gate window region in the Si3N4, which is removed using a buffered oxide etch (BOE) solution [ Fig. 2(b) ]. Then, another lithographic step is used to define both the ohmic draidsource and Schottky gate regions. If the gates are to be formed optically, then a single mask can be used which defines the drain, source, and gate metal openings. Use of this single mask provides automatic gate alignment with the source and drain, and avoids a critical gate alignment by eliminating a second (gate only) lithographic step. If the gates are to be formed using e-beam lithography, a single resist scheme utilizing an e-beadoptical lithographic (EBOL) process that has been previously developed at Wright Laboratory can be used [6] , [7] . In either case, a single process step occurs, providing metal lift-off patterns for the drain, source, and gate regions [ Fig. 2(c) ]. It should be noted that the alignment between the gate window and ohmic masks is not critical, as the gate window opening of the first mask will have larger openings than the gate length opening of the second mask. The gate window only needs to provide a sufficiently large Si3N4 opening to expose the 1nGaAs cap layers for the gate recess etch. The critical gate length dimension and gate recess etch is defined by the normal gate lithographic step [ Fig.  2(c) ], and is not defined by the gate window step [ Fig. 2(b) ].
The next processing step selectively etches away the InGaAs ohmic contact layers directly under the opened gate regions where the SiSN4 has been opened, exposing the GaAs channel for normal Schottky gate formation [ Fig. 2(d) ]. The citric acidhydrogen peroxide etchant system is used as the selective etchant to remove the InGaAs layers without etching the GaAs channel [8], [9] . The InGaAs ohmic layers under the draidsource ohmic regions are not etched since the Si3N4 covers and protects these regions from the citric acidhydrogen peroxide solution. Once the 1nGaAs layers in the gate region have been removed, the remaining Si3N4 over the draidsource areas which had been protecting these regions is removed using a BOE solution [ Fig. 2(e) ]. Thus, the InGaAs layers have been selectively removed from the gate region by incorporating a secondary Si3N4 mask, eliminating the need for a two step lithographic process. With all the draidsource/gate regions exposed, a single metal deposition step takes place, using a standard Schottky gate metallization scheme (such as 200 A Ti and 5800 A Au) [ Fig. 2(f) ]. Finally, metal lift-off is performed, leaving a completed FET device structure with Schottky gate contacts and ohmic draidsource contacts that do not require annealing [ Fig. 2(g) ]. The remaining Si3N4 can be left on as a passivation layer or can be removed without affecting the FET structure. Also, the single layer ohmidgate metallization can be used for the interconnect metal of MMlC circuits, and only requires a second level metal process to finish the capacitors, spiral inductors, and air bridges needed for a complete MMIC circuit fabrication.
DEVICE RESULTS
GaAs MESFET devices having the structure shown in Fig.  1 were fabricated from two wafers using the new SLIMFET process with an existing FET mask set utilizing optically defined 1-pm gates. A scanning electron microscope (SEM) micrograph of a completed FET device showing the single layer metallization of the drain, gate, and source contacts using the SLIMFET process is given in Fig. 3 . After contact metallization, the two wafers were not processed further (i.e., no backside processing or circuits were fabricated) and individual FET devices were tested. Ohmic contact resistance was measured using standard transmission line model (TLM) patterns [lo]-[ 121 and achieved an average contact resistance of 0.039 R.mm, a specific contact resistance of 4.13 x R. cm2, and a sheet resistance of 37.75 R/O for nonalloyed Ti/Au metal on the InGaAs contact layers. These results compare very favorably with earlier results from standard n+GaAs and other 1nGaAs ohmic contact layers that have been reported [ 11-[41, [131-[171. An I-V transistor curve for the fabricated 50-pm wide, two finger, center tapped FET with 1.0 pm gate length is shown in Fig. 4 . The saturated drain-source current (Idss) averaged 397 mA/mm, with a peak transconductance of 148 mS/mm between 0.10-0.50 V. The pinch off voltage was measured to be -4.1 V, with a current leakage equal to 1.07 pA/mm. The device channel was designed to have a high pinch-off voltage, metallization of the drain, gate, and source regions of a 50-pm wide, two finger, center tapped, l-fim gate length GaAs MESFET fabricated using the SLIMFET process.
as a selective etch is used in the SLIMFET gate recess process to only remove the InGaAs ohmic contact layers and stop on the GaAs channel. This SLIMFET gate recess step can also be used for HEMT structures where the AlGaAs barrier thickness is controlled during molecular beam epitaxy (MBE) growth and is not etched away during gate recess. This AlGaAs barrier layer provides a very good etch stop layer for selectively removing only the InGaAs ohmic contact layers [SI, [9] , [18] , [19] , thus making the process fabrication more reliable and reproducible. RF testing included S-parameter testing from 1-26 GHz, and yielded cutoff frequencies ( f t ) as high as 15.85 GHz and fmax of 51.87 GHz, which are comparable to standard MESFET's fabricated using a conventional process.
IV. CONCLUSION
A new FET device fabrication process has been developed and demonstrated, which allows for a single metallization to form both the ohmic contacts and the Schottky contacts in one processing step. This reduces and simplifies several processing steps, namely a critical gate alignment lithography step, a second metal deposition, and a thermal anneal step for ohmic contacts. The use of an optimized mask set for the SLIMFET process to include a combined ohmidgate optical mask will provide for easier fabrication and increased wafer yield than obtained from standard mask sets. The SLIMFET Vdo (v) Fig. 4. FET I d s -Lh. , transistor curve as a function of Vgs from 0.0 V to -4.5 V from a 50-pm wide, two finger, center tapped, 1-pm gate length GaAs MESFET fabricated using the SLIMFET process.
process minimizes many process dependent variables, allowing for characterization of material growth variations, and provides a simple and robust manufacturable process. Furthermore, this process is equally useful in fabricating a number of transistor technologies, especially HEMT and pHEMT devices which incorporate etch stop layers (i.e., AlAs or AlGaAs) for accurate removal of the InGaAs ohmic contact layer from the gate region. The first GaAs MESFET devices with F W microwave performance have been fabricated using this new SLIMFET process as a proof of concept, yielding comparable FET characteristics to devices made by conventional processing techniques. Further work is now progressing toward developing the SLIMFET process to simplify fabrication of complete monolithic microwave integrated (MMIC) circuits.
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